

# LCFC Confidential

## TGL-U LCFC RVP Schematics Document

Drift3/Ironhide3 NM-D351 M/B SCHEMATICS





*Intel TigerLake Processy with DDR4*

REV:1.0

# T14/T15/P43s/P53s Gen2 Block Diagram

Project Code: HT4B0/HP4B0/HT5B1/HP5B1/HT4B2

2020 Jun' 04



- Sub Board
- Different with CS20
- External Connector/Socket
- Internal Connector/Socket
- Internal Switch

Document Number	<b>LCFC</b>		
Size	Custom	Title	Rev
Date:	Friday, December 04, 2020	Block Diagram	
Sheet	2	of	130



Document Number		LCFC	
Size Custom	Title <b>BLANK</b>	Rev 0.01	
Date:	Friday, December 01, 2020	Sheet 3 of 130	

# CS21-Project Page Rule

001.Project Name  
002.Block diagram  
003.EC list Or Component Tolence  
004.Title Page  
005.CPU(01/16):DDI/Type-C  
006.CPU(02/16):DDR(1/2)  
007.CPU(03/16):DDR(2/2)  
008.CPU(04/16):MISC/JTAG  
009.CPU(05/16):SPI/ESPI/SMB/CL  
010.CPU(06/16):I2C/ISH/UART/GPIO  
011.CPU(07/16):AUDIO  
012.CPU(08/16):PCIE/USB/SATA  
013.CPU(09/16):CSI-2/CNVI  
014.CPU(10/16):CLOCK SIGNALS  
015.CPU(11/16):SYSTEM PM  
016.CPU(12/16):CPU Power (1/2)  
017.CPU(13/16):CPU Power (2/2)  
018.CPU(14/16):PCH Power  
019.CPU(15/16):GND  
020.CPU(16/16):CFG/RESERVED  
021.MIPI60 DEBUG PORT  
022.SPI FIASH  
023.RTC BATTERY  
024.BLANK  
025.DDR4 SUB CHANNEL-A MD\_1  
026.DDR4 SUB CHANNEL-A MD\_2  
027.DDR4 SUB CHANNEL-B SODIMM\_1  
028.DDR4 SUB CHANNEL-B SODIMM\_2  
029.(BLANK)  
030.(BLANK)  
031.(BLANK)  
032.N18S-G5(1/7) PEG I/F  
033.N18S-G5(2/7) VRAM I/F  
034.N18S-G5(3/7) DIGITA / XTAL  
035.N18S-G5(4/7) STRAP / GPIO  
036.N18S-G5(5/7) POWER  
037.N18S-G5(6/7) POWER 2  
038.N18S-G5(7/7) GND  
039.N18S : GDDR6 VRAM CH\_A  
040.N18S : GDDR6 VRAM CH\_A CAP

041.Load SW VGA  
042.MEC1503 (1/3)  
043.MEC1503 (2/3)  
044.MEC1503 (3/3)  
045.Keyboard / Track point  
046.TOUCH PAD  
047.FAN  
048.APS G-SENSOR  
049.(BLANK)  
050.Think Engine (1/2)  
051.Think Engine (2/2)  
052.BLANK  
053.HDMI Retimer & Connector  
054.Thunderbolt Retimer B (1/2)  
055.Thunderbolt Retimer B(2/2)  
056.Thunderbolt Retimer C(1/2)  
057.Thunderbolt Retimer C(2/2)  
058.(BLANK)  
059.USB PD Controller  
060.(BLANK)  
061.Thunderbolt C Connector  
062.Docking Connector  
063.(BLANK)  
064.(BLANK)  
065.TYPEC\_DCIN  
066.(BLANK)  
067.USB TYPE-A CONNECTOR  
068.USB TYPE-A CONNECTOR (AOU)  
069.(BLANK)  
070.M.2 Socket 3 Module I/F  
071.(BLANK)  
072.M.2 Type 1216 Module  
073.(BLANK)  
074.M.2 Socket 2 Module I/F  
075.(BLANK)  
076.GBE Jacksonville  
077.GBE Swtich  
078.LAN\_B Connector  
079.(BLANK)  
080.(BLANK)

081.Media Card Controller  
082.Media Connector  
083.Audio Codec (ALC3306)  
084.Audio Connector  
085.Audio Smart AMP  
086.Audio Speaker  
087.Audio Beep  
088.ENERGY ESTIMATION ENGINE  
089.(BLANK)  
090.(BLANK)  
091.(BLANK)  
092.(BLANK)  
093.Smart Card Reader / NFC  
094.LCD / Touch interface  
095.LID / IR Camera / MIC  
096.(BLANK)  
097.(BLANK)  
098.Discrete TPM 2.0  
099.(BLANK)  
100.(BLANK)

101.Battery Connector  
102.BATTERY CHARGER (BQ25710)  
103.DC/DC VCC5M (NB690)  
104.DC/DC VCC5M\_PD (NB693GQ)  
105.DC/DC VCC3M (TPS51393P)  
106.(BLANK)  
107.DC/DC VCC1R8\_SUS (TVL62585)  
108.DC/DC VCCCPUCORE (MP2940A)  
109.DC/DC VCCCPUCORE (MP86941\*2)  
110.(BLANK)  
111.DC/DC VCCPCHCORE(MP2941B)  
112.DC/DC VCC1R2A/2R5A (NB687)  
113.(BLANK)  
114.DC/DC VCC1R0VIDEO (BD9B304)  
115.DC/DC VCCGFXCORE\_D (NCP8127)  
116.DC/DC VCC1R35VIDEO (NB693)  
117.DC/DC VCC1R8VIDEO (BD9B304)  
118.Load SW VIDEO  
119.(BLANK)  
120.LOAD SW VCC3\_SUS  
121.LOAD SW B  
122.LOAD SW VCCST & VCCSTG  
123.(BLANK)  
124.(BLANK)  
125.(BLANK)  
126.(BLANK)  
127.(BLANK)  
128.System Power Tree  
129.System Power Sequence  
130.(BLANK)

TABLE: Chip Part Dimension

Size [mm]	mm Size Code	Inch Size Code
0.40 x 0.20	0402	01005
0.60 x 0.30	0603	0201
1.00 x 0.50	1005	0402
1.60 x 0.80	1608	0603
2.00 x 1.25	2125	0805
2.00 x 1.60	2016	0806
2.50 x 2.00	2520	1008
3.20 x 1.60	3216	1206
3.20 x 2.50	3225	1210
4.50 x 1.60	4516	1806
4.50 x 2.50	4525	1810
4.50 x 3.20	4532	1812
5.00 x 2.50	5025	2010
6.40 x 3.20	6432	2512

↑  
LOGIC


TABLE: Chip Capacitor Thermal Characteristics

		Code
-55 to 150degC	+/-30ppm/degC	NPO
-55 to 125degC	+/-30ppm/degC	COG
-55 to 125degC	+/-15%	X7R
-55 to 105degC	+/-22%	X6S
-55 to 85degC	+/-15%	X5R

TABLE: Chip Capacitor Tolerance

Tolerance	Code
+/-0.25pF	C
+/-0.5pF	D
+/-5%	J
+/-10%	K
+/-20%	M
+80/-20%	Z

GPP_E19/DDP1_CTRLDATA/TBT_LXS0_RXD (DDP1 I2C / TBT_LXS0 Pin VCC Configuration)	
GPP_E21/DDP2_CTRLDATA/TBT_LXS1_RXD (DDP2 I2C / TBT_LXS1 Pin VCC Configuration)	
GPP_D10/DDP3_CTRLDATA/TBT_LXS2_RXD (DDP3 I2C / TBT_LXS2 Pin VCC Configuration)	
GPP_D12/DDP4_CTRLDATA/TBT_LXS3_RXD (DDP4 I2C / TBT_LXS3 Pin VCC Configuration)	
HIGH	3.3V for HDMI Display I2C (External Pull-Up Resistor Required)
LOW	1.8V for Thunderbolt LXS (Default)



M-A-DQ0

M-A-DQ1

M-A-DQ2

M-A-DQ3

M-A-DQ4

M-A-DQ5

M-A-DQ6

M-A-DQ7

UCPU18

2 OF 21

DDR4 (N)LP4

DDR4LP4

DDR0\_CLK\_P1/DDR3\_CLK\_P

DDR0\_CLK\_N1/DDR3\_CLK\_N

NC/DDR2\_CLK\_P

NC/DDR2\_CLK\_N

NC/DDR1\_CLK\_P

NC/DDR1\_CLK\_N

DDR0\_CLK\_P0/DDR0\_CLK\_P

DDR0\_CLK\_N0/DDR0\_CLK\_N

DDR4LP4

NC/DDR3\_CKE1

NC/DDR3\_CKE1

NC/DDR2\_CKE1

NC/DDR2\_CKE1

NC/DDR1\_CKE1

NC/DDR1\_CKE1

NC/DDR0\_CKE1

NC/DDR0\_CKE1

DDR0\_CKE1/DDR2\_CA4

DDR0\_CKE0/DDR2\_CA5

DDR4LP4

DDR0\_CS1/DDR1\_CA1

DDR0\_CS0/NC

DDR4LP4

NC/DDR0\_CA1

NC/DDR0\_CA1

NC/DDR2\_CS0

NC/DDR3\_CA5

NC/DDR3\_CA4

NC/DDR3\_CA3

NC/DDR3\_CA2

DDR0\_DQSP\_7/DDR3\_DQSN\_1

DDR0\_DQSN\_7/DDR3\_DQSN\_1

DDR0\_DQSP\_6/DDR3\_DQSN\_0

DDR0\_DQSN\_6/DDR3\_DQSN\_0

DDR0\_DQSP\_5/DDR2\_DQSP\_1

DDR0\_DQSN\_5/DDR2\_DQSN\_1

DDR0\_DQSP\_4/DDR2\_DQSN\_0

DDR0\_DQSN\_4/DDR2\_DQSN\_0

DDR0\_DQSP\_3/DDR1\_DQSN\_1

DDR0\_DQSN\_3/DDR1\_DQSN\_1

DDR0\_DQSP\_2/DDR1\_DQSN\_0

DDR0\_DQSN\_2/DDR1\_DQSN\_0

DDR0\_DQSP\_1/DDR0\_DQSN\_1

DDR0\_DQSN\_1/DDR0\_DQSN\_1

DDR0\_DQSP\_0/DDR0\_DQSN\_0

DDR0\_DQSN\_0/DDR0\_DQSN\_0

DDR4LP4

DDR0\_ODT1/DDR1\_CA0

DDR0\_ODT0/DDR1\_CS0

DDR4LP4

DDR0\_MA16/DDR1\_CA4

DDR0\_MA15/DDR1\_CA3

DDR0\_MA14/DDR1\_CA2

DDR0\_MA13/DDR1\_CA1

DDR0\_MA12/DDR2\_CA1

DDR0\_MA11/NC

DDR0\_MA10/DDR3\_CA1

DDR0\_MA9/DDR2\_CA0

DDR0\_MA8/DDR2\_CA0

DDR0\_MA7/DDR0\_CA4

DDR0\_MA6/DDR0\_CA3

DDR0\_MA5/DDR0\_CA5

DDR0\_MA4/DDR0\_CS0

DDR0\_MA3/DDR0\_CS1

DDR0\_MA2/DDR3\_CS0

DDR0\_MA1/NC

DDR0\_MA0/NC

DDR4LP4

DDR0\_BG1/DDR2\_CA2

DDR0\_BG0/DDR2\_CA3

DDR4LP4

DDR0\_BA1/DDR1\_CA5

DDR0\_BA0/DDR0\_CA0

DDR4LP4

DDR0\_ACT1/DDR2\_CS1

DDR0\_PAR/DDR3\_CS1

DDR0\_ALERTA

DDR0\_VREF\_CA

DDR0\_VREF\_N

DDR0\_VREF\_P

DDR0\_VREF\_R

DDR0\_VREF\_T

DDR0\_VREF\_U

DDR0\_VREF\_V

DDR0\_VREF\_W

DDR0\_VREF\_X

DDR0\_VREF\_Y

DDR0\_VREF\_Z

DDR0\_VREF\_AA

DDR0\_VREF\_AB

DDR0\_VREF\_AC

DDR0\_VREF\_AD

DDR0\_VREF\_AE

DDR0\_VREF\_AF

DDR0\_VREF\_AG

DDR0\_VREF\_AH

DDR0\_VREF\_AI

DDR0\_VREF\_AJ

DDR0\_VREF\_AK

DDR0\_VREF\_AL

DDR0\_VREF\_AM

DDR0\_VREF\_AN

DDR0\_VREF\_AO

DDR0\_VREF\_AP

DDR0\_VREF\_AQ

DDR0\_VREF\_AR

DDR0\_VREF\_AS

DDR0\_VREF\_AT

DDR0\_VREF\_AU

DDR0\_VREF\_AV

DDR0\_VREF\_AW

DDR0\_VREF\_AX

DDR0\_VREF\_AY

DDR0\_VREF\_AZ

DDR0\_VREF\_BA

DDR0\_VREF\_BB

DDR0\_VREF\_BC

DDR0\_VREF\_BD

DDR0\_VREF\_BE

DDR0\_VREF\_BF

DDR0\_VREF\_BG

DDR0\_VREF\_BH

DDR0\_VREF\_BI

DDR0\_VREF\_BJ

DDR0\_VREF\_BK

DDR0\_VREF\_BL

DDR0\_VREF\_BM

DDR0\_VREF\_BN

DDR0\_VREF\_BO

DDR0\_VREF\_BP

DDR0\_VREF\_BQ

DDR0\_VREF\_BR

DDR0\_VREF\_BS

DDR0\_VREF\_BT

DDR0\_VREF\_BU

DDR0\_VREF\_BV

DDR0\_VREF\_BW

DDR0\_VREF\_BX

DDR0\_VREF\_BY

DDR0\_VREF\_BZ

DDR0\_VREF\_CA

DDR0\_VREF\_CB

DDR0\_VREF\_CC

DDR0\_VREF\_CD

DDR0\_VREF\_CE

DDR0\_VREF\_CF

DDR0\_VREF.CG

DDR0\_VREF\_CH

DDR0\_VREF\_CI

DDR0\_VREF\_CJ

DDR0\_VREF\_CK

DDR0\_VREF\_CL

DDR0\_VREF\_CM

DDR0\_VREF\_CN

DDR0\_VREF\_CO

DDR0\_VREF\_CP

DDR0\_VREF\_CQ

DDR0\_VREF\_CR

DDR0\_VREF\_CS

DDR0\_VREF\_CT

DDR0\_VREF\_CU

DDR0\_VREF\_CV

DDR0\_VREF\_CW

DDR0\_VREF\_CX

DDR0\_VREF\_CY

DDR0\_VREF\_CZ

DDR0\_VREF\_DA

DDR0\_VREF\_DB

DDR0\_VREF\_DC

DDR0\_VREF\_DD

DDR0\_VREF\_DE

DDR0\_VREF\_DF

DDR0\_VREF\_DG

DDR0\_VREF\_DH

DDR0\_VREF\_DI

DDR0\_VREF\_DJ

DDR0\_VREF\_DK

DDR0\_VREF\_DL

DDR0\_VREF\_DM

DDR0\_VREF\_DN

DDR0\_VREF\_DO

DDR0\_VREF\_DP

DDR0\_VREF\_DQ

DDR0\_VREF\_DR

DDR0\_VREF\_DS

DDR0\_VREF\_DT

DDR0\_VREF\_DU

DDR0\_VREF\_DV

DDR0\_VREF\_DW

DDR0\_VREF\_DX

DDR0\_VREF\_DY

DDR0\_VREF\_DZ

DDR0\_VREF\_EA

DDR0\_VREF\_EB

DDR0\_VREF\_EC

DDR0\_VREF\_ED

DDR0\_VREF\_EE

DDR0\_VREF\_EF

DDR0\_VREF\_EG

DDR0\_VREF\_EH

DDR0\_VREF\_EI

DDR0\_VREF\_EJ

DDR0\_VREF\_EK

DDR0\_VREF\_EL

DDR0\_VREF\_EM

DDR0\_VREF\_EN

DDR0\_VREF\_EO

DDR0\_VREF\_EP

DDR0\_VREF\_EQ

DDR0\_VREF\_ER

DDR0\_VREF\_ES

DDR0\_VREF\_ET

DDR0\_VREF\_EU

DDR0\_VREF\_EV

DDR0\_VREF\_EW

DDR0\_VREF\_EX

DDR0\_VREF\_EY

DDR0\_VREF\_EZ

DDR0\_VREF\_FA

DDR0\_VREF\_FB

DDR0\_VREF\_FC

DDR0\_VREF\_FD

DDR0\_VREF\_FE

DDR0\_VREF\_FF

DDR0\_VREF\_FG

DDR0\_VREF\_FH

DDR0\_VREF\_FI

DDR0\_VREF\_FJ

DDR0\_VREF\_FK

DDR0\_VREF\_FL

DDR0\_VREF\_FM

DDR0\_VREF\_FN

DDR0\_VREF\_FO

DDR0\_VREF\_FP

DDR0\_VREF\_FQ

DDR0\_VREF\_FR

DDR0\_VREF\_FS

DDR0\_VREF\_FT

DDR0\_VREF\_FU

DDR0\_VREF\_FV

DDR0\_VREF\_FW

DDR0\_VREF\_FX

DDR0\_VREF\_FY

DDR0\_VREF\_FZ

DDR0\_VREF\_GA

DDR0\_VREF\_GB

DDR0\_VREF\_GC

DDR0\_VREF\_GD

DDR0\_VREF\_GE

DDR0\_VREF\_GF

DDR0\_VREF\_GG

DDR0\_VREF\_GH

DDR0\_VREF\_GI

DDR0\_VREF\_GJ

DDR0\_VREF\_GK

DDR0\_VREF\_GL

DDR0\_VREF\_GM

DDR0\_VREF\_GN

DDR0\_VREF\_GO

DDR0\_VREF\_GP

DDR0\_VREF\_GQ

DDR0\_VREF\_GR

DDR0\_VREF\_GS

DDR0\_VREF\_GT

DDR0\_VREF\_GU

DDR0\_VREF\_GV

DDR0\_VREF\_GW

DDR0\_VREF\_GX

DDR0\_VREF\_GY

DDR0\_VREF\_GZ

DDR0\_VREF\_HA

DDR0\_VREF\_HB

DDR0\_VREF\_HC

DDR0\_VREF\_HD

DDR0\_VREF\_HE

DDR0\_VREF\_HF

DDR0\_VREF\_HG

DDR0\_VREF\_HH

DDR0\_VREF\_HI

DDR0\_VREF\_HJ

DDR0\_VREF\_HK

DDR0\_VREF\_HL

DDR0\_VREF\_HM

DDR0\_VREF\_HN

DDR0\_VREF\_HO

DDR0\_VREF\_HP

DDR0\_VREF\_HQ

DDR0\_VREF\_HR

DDR0\_VREF\_HS

DDR0\_VREF\_HT

DDR0\_VREF\_HU

DDR0\_VREF\_HV







SPI0_MOSI (Boot Halt)	
HIGH	Disabled
LOW	Enabled

← LOGIC

SPI0_I02 (Consent Strap)	
HIGH	Disabled
LOW	Enabled


← LOGIC

SPI0_IO3 (A0 Personality Strap)	
HIGH	Disabled
LOW	Enabled

← LOGIC

GPP_E6 (JTAG ODT Disable)	
HIGH	JTAG ODT Enabled
LOW	JTAG ODT Disabled

← LOGIC



LEVEL	MEMORY ID				
	4	3	2	1	0
	R0910	R0911	R0912	R0913	R0914
1	NA	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM	ASM

MEMORYID[4:0]	Vendor	U2501,U2502,U2503,U2504		Capacity		
		Part Number	Component	Qty	Channel-0	Channel-1
05h (00101b)	Micron	MT40A1G16KD-062E:E	16Gbit SDP	4pcs	8GB	SO-DIMM
04h (00100b)		MT40A2G16SKL-062E:B	32Gbit DDP	4pcs	16GB	SO-DIMM
08h (01000b)						
09h (01001b)	Samsung	K4AAG165WA-BCWE	16Gbit SDP	4pcs	8GB	SO-DIMM
0Ah (01010b)		K4ABG165WA-MCWE	32Gbit DDP	4pcs	16GB	SO-DIMM
0Ch (01100b)						
0Dh (01101b)	SK hynix	H5ANAG6NCJR-XNC	16Gbit SDP	4pcs	8GB	SO-DIMM
0Eh (01110b)		H5ANAG6NCMR-XNC	16Gbit DDP	4pcs	8GB	SO-DIMM
0Fh (01111b)		H5ANB6GNAMR-XNC	32Gbit DDP	4pcs	16GB	SO-DIMM
06h (00110b)						
07h (00111b)						

GPP_C2/SMBALERT# (TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS (Default)

← LOGIC

GPP_C5/SML0ALERT# (Boot Strap Bit 0)	
GPP_H0 (Boot Strap Bit 1)	
GPP_H1 (Boot Strap Bit 2)	
GPP_H2 (Boot Strap Bit 3)	
0000b	Master Attached Flash Configuration (Default)

GPP_B23/SML1ALERT#/PCHHOT# (CPUNSSC Clock Frequency)	
HIGH	19.2MHz Clock (Derived from 38.4MHz Crystal)
LOW	38.4MHz Clock (Direct from Crystal) (Default)

← LOGIC

LEVEL	Series ID	
	1	0
	R0931	R0930
1	T	ThinkPAD
0	Ts/X	NEC

LEVEL	PLANAR ID			
	3	2	1	0
	R0906	R0907	R0908	R0909
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

LEVEL	PLANARID[3:0]
EVT	0000b
FVT	0001b
SIT	0100b
SVT	1111b

TABLE : Functional Strap


GPP_B14/SPKR (Top Swap Override)	
HIGH	Enable "Top Swap" mode
LOW	Disable "Top Swap" mode (Default)

ISH I2C0: 1.8V  
ISH I2C1: 3.3V

TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)	
HIGH	Enable "No Reboot" Mode
LOW	Disable "No Reboot" Mode (Default)

LOGIC



LPSS Port Assignment	
I2C0	Touch Pad
I2C1	Touch Panel
I2C2	(Smart Light)
I2C3	NFC
I2C4	(MIPI CSI Camera)
I2C5	(E3)
UART0	
UART1	
UART2	Debug Port
GSPI0	
GSPI1	(Fingerprint Reader)
GSPI2	




Flexible I/O Configuration								
HSIO Port	High Speed Signals	PCI		HSIO Configuration	Descriptor for PCIe	Net Name	PCI	
		Device	Function				Device	Function
PCH L0	USB 3.1 #1 / PCIe Gen3 #1	1Ch	0h	USB 3.1 #1	1x2, 2x1 Lane Reversal Enabled	N/A	14h	0h
PCH L1	USB 3.1 #2 / PCIe Gen3 #2		1h	USB 3.1 #2		USB3_P2		
PCH L2	USB 3.1 #3 / PCIe Gen3 #3		2h	PCIe Gen3 #3		PCIe3_P1_L1		
PCH L3	USB 3.1 #4 / PCIe Gen3 #4		3h	PCIe Gen3 #4		PCIe3_P1_L0		
PCH L4	PCIe Gen3 #5	1Ch	4h	PCIe Gen3 #5	4x1 Lane Reversal Disabled	N/A	1Fh	6h
PCH L5	PCIe Gen3 #6		5h	PCIe Gen3 #6		N/A		
PCH L6	PCIe Gen3 #7 (GbE)		6h	PCIe Gen3 #7 (GbE)		PCIe3_P7		
PCH L7	PCIe Gen3 #8 (GbE)		7h	PCIe Gen3 #8		N/A		
PCH L8	PCIe Gen3 #9 (GbE)	1Dh	0h	PCIe Gen3 #9 (x4)	1x4 Lane Reversal Disabled	N/A		
PCH L9	PCIe Gen3 #10		1h	PCIe Gen3 #10 (x4)		N/A		
PCH L10	PCIe Gen3 #11 / SATA #0		2h	PCIe Gen3 #11 (x4)		N/A		
PCH L11	PCIe Gen3 #12 / SATA #1		3h	PCIe Gen3 #12 (x4)		N/A		
CPU L0	PCIe Gen4 x4Lane 0	06h	0h	PCIe Gen4 (x4) L0	1x4 Lane Reversal Enabled	PCIe4_L3	06h	0h
CPU L1	PCIe Gen4 x4Lane 1			PCIe Gen4 (x4) L1		PCIe4_L2		
CPU L2	PCIe Gen4 x4Lane 2			PCIe Gen4 (x4) L2		PCIe4_L1		
CPU L3	PCIe Gen4 x4Lane 3			PCIe Gen4 (x4) L3		PCIe4_L0		

PCIe Port Assignment	
PCIe3_P1	(USB3_P1)
PCIe3_P2	(USB3_P2)
PCIe3_P3	WWAN Lane 1
PCIe3_P4	WWAN Lane 0
PCIe3_P5	(WLAN)
PCIe3_P6	(Reserved)
PCIe3_P7	GbE PHY
PCIe3_P8	(SD Card)
PCIe3_P9 (x4)	(dGPU)
PCIe4 (x4)	NVMe SSD

USB 3.1 Port Assignment	
USB3_P1	(Type-A Port)
USB3_P2	Type-A Port (AOU)
USB3_P3	(PCIe3_P3)
USB3_P4	(PCIe3_P4)

USB 2.0 Port Assignment	
USB2_P1	(Type-A Port)
USB2_P2	WWAN
USB2_P3	Fingerprint Reader
USB2_P4	RGB / IR Hybrid Camera
USB2_P5	Type-C Port B
USB2_P6	Type-C Port C
USB2_P7	Type-A Port (AOU)
USB2_P8	(Reserve)
USB2_P9	(Smart Card Reader)
USB2_P10	(Bluetooth)

SATA Port Assignment	
SATA_P0	(PCIe3_P11)
SATA_P1	(PCIe3_P12)






TABLE : Functional Strap

GPP_F2/CNV_RGI_DT(M.2 CNVI Mode Select)	
HIGH	Integrated CNVI Disabled
LOW	Integrated CNVI Enabled

TABLE : Functional Strap

GPP_F0/CNV_BRI_DT (XTAL Frequency Selection)	
HIGH	24MHz XTAL selected
LOW	38.4MHz XTAL frequency selected (Default)

← LOGIC

[Issue Symptom]

All PCIe device can't recognize

[Root cause]

GPP\_F0 strap not correct setting.

[Solution]

GPIO need to set up "native" and can't have PU resistance.

PCIECLK and CLKREQ# Port Assignment		
Port 0	PCIe Gen4 (x4)	NVMe SSD
Port 1	PCIe Gen3 P5	(M.2 WLAN)
Port 2	PCIe Gen3 P1	M.2 WWAN
Port 3	PCIe Gen3 P9 (x4)	(dGPU)
Port 4	PCIe Gen3 P7	GbE PHY
Port 5	PCIe Gen3 P8	(SD Card)
Port 6	PCIe Gen3 P6	(Reserved)







TABLE of Y1402		
Vendor	P/N	LCFC P/N
EPSON	X1A000141000201	SJ10000IX01
TXC	9H03280012	SJ10000J900
KDS	1TJF090DJ1A000B	SJ100069400





TABLE of Y1201		
Vendor	P/N	LCFC P/N
TXC	8Y38480004	SJ10000SN00














# APS/PETS Interface



TABLE

CFG3: MSR Privacy Bit Feature
1: MSR (C80h) bit[0] setting 0: MSR (C80h) bit[0] overridden
CFG4: eDP Enable
1: Disabled 0: Enabled
CFG9: SVID Bus Communication
1: Enabled 0: Disabled
CFG14: PEG60 Lane Reversal
1: Normal 0: Reversed





TABLE

Logic	Ref Des	MIP160	DC1 2.0
Page8	R0808	ASM	NO_ASM
	R0809	ASM	NO_ASM
Page 20	R2001	ASM	NO_ASM
Page 22	J8	ASM	NO_ASM
	C2101	ASM	NO_ASM
	C2102	ASM	NO_ASM
	C2103	ASM	NO_ASM
	R2108	ASM	NO_ASM
	R2106	ASM	ASM
	R2105	ASM	ASM
	R2104	ASM	NO_ASM
	R2107	ASM	NO_ASM
	R2109	ASM	NO_ASM

↑  
LOGIC





ON BOARD MEMORY



Media card select




GBE




PCB



CML Vpro CPU Config




CML non Vpro CPU Config



Typhoon Peak2 vPro



Cyclone Peak2 vPro




N18S-LP VX76



QN20-M VX76







Original PN:SA00007DA00  
Original Footprint : K4A8G165WB-BCPB\_FBG96P  
Temp Footprint : Samsung\_memorydown\_4G-XX

tekni Indonesia

Supplier	Capacity	Supplier's P/N	Package	Size	Die	Configuration	VSS_E9	BG1 / VSS	Ch. A	Ch. B
Micron	16Gbit	MT40A1G16KD-062E:E	7.5 x 13.5 mm	SDP	16Gb (1Gx16)	1 Rank x (1Gx16)	0_5%	BG1	8GB	SODIMM
	32Gbit	MT40A2G16SKL-062E:B	10.5 x 13.3 mm	DDP	32Gb (2Gx16)	1 Rank x (2Gx16)	243_1%	BG1	16GB	SODIMM
Samsung	16Gbit	K4AAG165WA-BCWE	7.5 x 13.3 mm	SDP	16Gb (1Gx16)	1 Rank x (1Gx16)	0_5%	BG1	8GB	SODIMM
	32Gbit	K4AAG165WA-MCWE	10.5 x 13.3 mm	DDP	32Gb (2Gx16)	1 Rank x (2Gx16)	243_1%	BG1	16GB	SODIMM
SK hynix	16Gbit	H5ANAG6NCJR-XNC	7.5 x 13.0 mm	SDP	16Gb (1Gx16)	1 Rank x (1Gx16)	0_5%	BG1	8GB	SODIMM
	16Gbit	H5ANAG6NCMR-XNC	7.5 x 13.0 mm	DDP	16Gb (1Gx16)	1 Rank x (1Gx16)	243_1%	BG1	8GB	SODIMM
SK hynix	32Gbit	H5ANB6G6NAMR-XNC	10.5 x 13.3 mm	DDP	32Gb (2Gx16)	1 Rank x (2Gx16)	243_1%	BG1	16GB	SODIMM

TABLE:

	SDP	DDP
R2501	ASM	NA
R2504	ASM	NA
R2507	ASM	NA
R2510	ASM	NA
R2513	NA	ASM
R2518	NA	ASM
R2503	0_5%	243_1%
R2506	0_5%	243_1%
R2509	0_5%	243_1%
R2512	0_5%	243_1%


DRAM Configuration: X76@


Document Number

LCFC





	VCC0R6B	PDG	LCFC
0	1uF_0402	8	HW:8/PWR:0
	10uF_0603	2	HW:2/PWR:0

VCC2R5A	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	2	HW:2/PWR:0







Current Sense Resistor
R2501 1m



SPD ADDRESS: 51H




VCC1R2A	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	8	HW:8/PWR:0
330uF_B2	1	HW:0/PWR:0

JDDR1.255	PDG	LCFC
0.1uF_0402	1	HW:1/PWR:0
2.2uF_0402	1	HW:1/PWR:0

VCC0R6B	PDG	LCFC
1uF_0402	2	HW:2/PWR:0
10uF_0603	1	HW:1/PWR:0

VCC2R5A	PDG	LCFC
1uF_0402	1	HW:1/PWR:0
10uF_0603	1	HW:1/PWR:0



JDDR1.255

Near JDDR1










Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER B (1/2)	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 31	of 130














# N18S-LP VX76 Config (VRAM + Resistance)

Memory Density	Vendor	Manufacturer P/N	RAMCFG Setting Number	STRAP 3	STRAP 2	STRAP 1	STRAP 0
				R3604 R3616	R3603 R3615	R3602 R3614	R3601 R3613
8Gb (256M x 32)	Micron A-die	MT61K256M32JE-14:A	1 (0x0001)	No ASM	ASM	No ASM	ASM
	SAMSUNG C-die	K4Z80325BC-HC14	0 (0x0000)	No ASM	ASM	No ASM	ASM
	Hynix A-die	H56C8H24AIR-S2C	2 (0x0010)	No ASM	ASM	ASM	No ASM

Table 12. N18S-G5-B, N18S-G5 and N18S-LP GDDR6 Recommended Memories



Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	1940 <sup>2</sup>	Full	Production ready
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001 <sup>1</sup>	Full	Production ready
			Hynix	H56C8H24AIR-S2C	A-die	0x2	14 Gbps	N/A	Full	Production ready

# QN20-M1 VX76 Config (VRAM + Resistance)

Memory Density	Vendor	Manufacturer P/N	RAMCFG Setting Number	STRAP 3	STRAP 2	STRAP 1	STRAP 0
				R3604 R3616	R3603 R3615	R3602 R3614	R3601 R3613
16Gb (256M x 32)	SAMSUNG M-die	K4ZAF325BM-HC14	6 (0x0006)	No ASM	ASM	No ASM	ASM
	Hynix M-die	H56CBM24MIR-S2C	8 (0x0008)	No ASM	ASM	No ASM	ASM

Table 6. QN20-M1 GDDR6 Recommended Memories




Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
16 Gb	2Chx512Mx16	1.2V	Samsung	K4ZAF325BM-HC14	M-die	0x6	14 Gbps	2028 <sup>2</sup>	Full	Production candidate
			Hynix	H56CBM24MIR-S2C	M-die	0x8	14 Gbps	N/A	Full	Post-production candidate





NVVDD		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 5	Under 5
10uF	Under 12	Under 12
22uF	Near 10	Near 10
330uF	Near 0	Near 1


FBVDD		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 8	Under 8
10uF	Under 2	Under 2
10uF	Near 1	Near 1
22uF	Near 3	Near 3

1V8_AON		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 2	Under 2
1uF	Near 3	Near 3
4.7uF	Near 3	Near 3










VDD/VDDQ		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 18	Near 18
10uF	Near 4	Near 4
10uF	Under 2	Under 2
22uF	Under 6	Under 6


VPP		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 4	Near 4
4.7uF	Near 1	Near 1



VDD/VDDQ		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 18	Near 18
10uF	Near 4	Near 4
10uF	Under 2	Under 2
22uF	Under 6	Under 6

VPP		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 4	Near 4
4.7uF	Near 1	Near 1








TABLE: Functional Strap

KSO01(Crisis Recovery over keyscan conn)	
HIGH	Normal Boot
LOW	Crash Recovery

← LOGIC

UEC1A

HOST I/F	
J3	GPIO061/ESPI_RESET#
L3	GPIO065/ESPI_CLK
K3	GPIO066/ESPI_CS#
L4	GPIO070/ESPI_IO0
N3	GPIO071/ESPI_IO1
M3	GPIO072/ESPI_IO2
L5	GPIO073/ESPI_IO3
M4	GPIO063/ESPI_ALERT#
N1	GPIO064/PCL_RESET#
M1	GPIO100n/EC_SCI
J6	GPIO011n/SMI/PWM4
L2	GPIO206/ADC06
N7	GPIO130/i2C01_SDA
M7	GPIO131/i2C01_SCL
B12	GPIO154/i2C02_SDA/PS2_CLK18
C12	GPIO155/i2C02_SCL/PS2_DAT18
D11	GPIO156/LED0
C10	GPIO157/LED1
B8	GPIO150/SWDIO(JTAG_TMS)
B9	GPIO147/SWCLK(JTAG_CLK)
C8	GPIO146/i2C09_SCL/JTAG_TDO
E8	GPIO145/i2C09_SDA/JTAG_TDI
D12	GPIO127/A20M
B11	GPIO153/LED2

Keyboard	
J13: CR_STRAP	GPIO040/GTP_OUT2/KSO02
F8	GPIO045/KSO01[CR_STRAP]
D12	GPIO047/KSO03
O9	GPIO046/KSO02
K13	GPIO107/nSMI/KSO04
K11	GPIO112/KSO05
K13	GPIO113/KSO06
K12	GPIO120/KSO07
F12	GPIO121/PVT_IO0/KSO08
F11	GPIO122/PVT_IO1/KSO09
F12	GPIO123/PVT_IO2/KSO10
O2	GPIO124/PVT_CS#KSO11
E11	GPIO125/PVT_CLK/KSO12
D12	GPIO126/PVT_IO3/KSO13
L10	GPIO152/KSO14
N10	GPIO151/KSO15
C11	GPIO132/i2C06_SDA/KSO16
B13	GPIO140/i2C06_SCL/KSO17
N11	GPIO017/UART0_DCD#KSI0
L9	GPIO020/KSI1
J9	GPIO021/KSI2
M12	GPIO026/UART0_DTR#KSI3
M13	GPIO027/UART0_DSR#KSI4
L12	GPIO030/KSI5
L10	GPIO031/GTP_OUT1/KSI6
N12	GPIO032/GTP_OUT0/UART0_R#KSI7
F6	VCI_IN0#KGPIO163
L8	GPIO053/PWM0
B10	GPIO171/UART1_RX

TrackPoint	
J11	GPIO114n/EC_SCI/PS2_CLK0A
J13	GPIO115/PS2_DAT0A
J8	GPIO222/PROCHOT_IN#
B5	GPIO024/GPSPI_CS#

LCD	
D2	GPIO025n/EMI_INT/UART_CLK
D3	GPIO033/TACH3

Audio	
L7	GPIO002/PWM5/SHD_CS1#
C2	GPIO226/RSMRST#
A4	GPIO002/GPSPI_IO3
M5	GPIO016/GTP_IN1/SHD_IO3/ICT3


TABLE: EC JTAG Debug Port


Logic	Ref Des	Enable	Disable
Page 42	R4201	ASM	NO_ASM
	R4212	ASM	NO_ASM
	R4215	ASM	NO_ASM
	R4214	ASM	NO_ASM
	R4213	ASM	NO_ASM
Page 44	R4410	ASM	NO_ASM
	R4411	No_ASM	ASM

↑ LOGIC



Project Name : T14s Gen2		Title : MEC1503 (1/3)	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020			Sheet : 42 of 130







## FAN\_ID(GPIO207)


T14 Drift3.0	
Supplier	ID
AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v
DELTA	Low(0)_0v

Ironhide3.0	
Supplier	ID
AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v
DELTA	Low(0)_0v









Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	FAN CONNECTOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>T14s Gen2</b>
				Date:	Friday, December 04, 2020
				Sheet	47 of 130
				Rev	0.1




TABLE

P/N	ADDR_SEL	Address
LIS2DWLTR	H L	32h (W) & 33h (R) 30h (W) & 31h (R)
KX022-1020	H L	3Eh (W) & 3Fh (R) 3Ch (W) & 3Dh (R)

TABLE of G-Sensor (U4801)		
Vendor	P/N	LCFC P/N
ST	LIS2DWLTR	SA00009AQ00
Kionix	KX022-1020	SA000081E00

TABLE : G-Sensor Power


HDD Support	VCC3M
SSD Only	VCC3B






R4803	SVF	FVF	STF	SVF
Realtor	V	V	V	V
Sheet	V	V	V	V

Lenovo







		
Project Name : T14s Gen2		Title : dGPU
Size : C	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 49 of 130



ROHM: RB530CM  
Toshiba: 1SS417






ID	Target
RT5102	TBTC_VBUS20_F to VINT20_IN FET (Q6505)
RT5102	TBTB_VBUS20_F to VINT20_IN FET (Q6501)
RT5103	VCCPCUPCORE DmOS (PL1101)
RT5104	VCCPCUPCORE DmOS (PL0902)
RT5105	VCCPCUPCORE DmOS (PL0901)
RT5106	VCCPCHCORE VR IC (PU1101)
RT5107	CPU Die (UCPU1)
RT5108	VCCIR2A VR IC (PU0601)
RT5109	Battery Charger BATDRV FET (PQ0203)
RT5110	MBAT_PWR1S to BAT_PWR1S FET (PQ0101)
RT5111	Battery Charger BOOST Dual FET (PQ0202)
RT5112	Battery Charger BUCK Dual FET (PQ0201)




Lenovo

Project Name : T14s Gen2		Title : dGPU	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 52 of 130	



I2C_ADDR	
LOW	0x10-0x2F
HIGH	0x90-0x9F; 0xD0-0xDF

← Logic






TABLE : Functional Strap

POC_GPIO_10 (Flash Share Strap)	
HIGH	Flash is shared between 2 Re-timers
LOW	Flash isn't shared. 1 Flash per Re-timer


← LOGIC

TABLE : Functional Strap


POC_GPIO_11 (Master/Slave Strap in Flash Sare Mode)	
HIGH	Set Re-timer to be Master on shared flash SPI I/F
LOW	Set Re-timer to be Slave on shared flash SPI I/F

← LOGIC











Project Name :	
----------------	--

<b>Title :</b>	
----------------	--

T14s Gen2

DDR VR


Size : C

Document Number :	
-------------------	--

Rev :

Date: Friday, December 04, 2020

Sheet : 58 of 130



TPS65994

TABLE I2C Addressing

I2C1	Master: EC	TBTC PORT 0x24
	Slave: PD	TBTC PORT 0x20
I2C2	Master: PMC	TBTC PORT F.B.D.
	Slave: PD	TBTC PORT F.B.D.
I2C3	Master: PD	TBTC PORT F.B.D.
	Slave: RT	TBTC PORT F.B.D.

5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	60 of 130



5

4


3

2






1




2.2 ohm resistors limit the surge current in an event of VBUS-short to SSTX/RX



discharge bleeding resistors(220K ohm) were added to RX2N/SSTX lines due to the new 330 nF RX capacitors











Lenovo

Project Name : T14s Gen2		Title : TOUCH PAD/NFC/FPR	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 64 of 130	







Lenovo

Project Name : T14s Gen2		Title : FAN CONNECTOR	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 66 of 130	








TABLE of USB3.0 Single (U6701)		
Vendor	P/N	LCFC P/N
TI	TPS2069CDGNR	SA00005TE00
Rohm	BD82032FVJ-GE2	SA000084S00










# M.2 Socket 3 (Key-M) for 2280 S3 SSD

## H=2.65mm Connector












Lenovo

Project Name : T14s Gen2		Title : dGPU	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 73 of 130	

## H=2.00mm Connector






Lenovo

Project Name : T14s Gen2		Title : dGPU	
Size : C	Document Number :		Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 75 of 130	



Y7601 CRYSTAL - 25MHz 10pF 30ppm 2016		
Vendor	P/N	LCFC P/N
TXC	7R25080002	SJ10000PP00
KDS	1ZZHAE25000CC0B	SJ10000MN00
Epson	Q22FA1280055900	SJ10000PU00


TABLE		
0201	vPro Capability	
GbE PHY	Yes	No
U7601	Jacksonville-LM	Jacksonville-V


↑  
LOGIC



SKU	Description	LCFC P/N
vPRO	WGI219LM SLKJ2	SA000073020
non-vPRO	WGI219V SLKJ4	SA000072210

Security Classification				LC Future Center Secret Data		Title			
Issued Date		2018/01/12		Deciphered Date		2018/01/12		GBE JACKSONVILLE	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&amp;ID DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>									
Size		Document Number		Date				Rev. 0	
C				Friday, December 04, 2020		[Signature]		76 of 130	





5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	79 of 130

5

4


3


2

1





Security Classification		LC Future Center Secret Data		Title				
Issued Date	2019/01/12	Deciphered Date	2019/04/12	MEDIA CARD CONTROLLER				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	T14s Gen2		Rev 0
				Date:	Friday, December 04, 2020	Sheet	81 of 130	



Mode	Detect
Normal	short
Card Insert	open

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2019/01/12	Deciphered Date	2019/04/12	MEDIA CARD CONTROLLER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				T14s Gen2	
Date:				Friday, December 04, 2020	Sheet 82 of 130











TABLE MIC HW ENABLE/DISABLE

	ENABLE	DISABLE
R0805	ASM	NO ASM
	↑	
	LOGIC	



R8308, R8309	SVF	SVF	SVF	SVF
Resistor	V	V	V	V
R-shoot	V	V	V	V




Analog Plane

PLACE NEAR CODEC

PLACE UNDER ALC3287







R8502	1	2	0.0201	SP
Resistor	V	V	V	V
R-short				V


R8503, R8504, R8505, R8507	1	2	0.0201	SP
Resistor	V	V	V	V
R-short				V

R8109	1	2	0.0201	SP
Resistor	V	V	V	V
R-short				V



NEAR EXT MIC CONN





Title			
<Title>			
Size	Document	Number	Rev
Custom1	146	Gen2	0.1
Date:	Friday, December 04, 2020		Sheet 88 of 130



5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	89 of 130

5

4

3

2

1





5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	92 of 130



5

4

3

2


1




總共pin數	Pin Count	Pin Assignment	SCR	RFID
1	1	VBUS_5V		
2	2	Data- (D-)		
3	3	Data+ (D+)		
4	4	GND		
5	5	Audio_Feedback		
6	6	Low_power_mode		
7	7	Card_read		
8	8	Module_Detect		
9	6	GND		
10	5	NC		
11	4	GND		
12	3	USB D+		
13	2	USB D-		
14	1	VCC +5V		


RFID & Smart Card		NFC
Pin1	VBUS_5V	VBUS_5V_NFC
Pin2	USB_D-	VBUS_3V_NFC
Pin3	USB_D+	I2C0_DATA_NFC
Pin4	GND	I2C0_CLK_NFC
Pin5	BEEP	GND
Pin6	CARD_READ	NFC_INT
Pin7	COIL_ACTIVE	-NFC_DTCT
Pin8	GND	NFC_ON
Pin9	GND	NFC_ACTIVE
Pin10	NC	NC
Pin11	-SC_DTCT	NC
Pin12	USB_D+	NC
Pin13	USB_D-	NFC_DLREQ
Pin14	VCC +5V	




RFID Pin Assignment	
PIN	Description
1	VBUS_5V
2	Data- (D-)
3	Data+ (D+)
4	GND
5	Audio_Feedback
6	Low_power_mode
7	Card_read
8	Module_Detect
9	GND
10	GND
SCR Pin Assignment	
PIN	Description
1	VCC +5V
2	USB D-
3	USB D+
4	GND
5	NC
6	GND



LCD size control  
Low:14"  
High:15"



Security Classification		LC Future Center Secret Data		Title					
Issued Date		2018/01/12		Deciphered Date		2018/01/12			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				LCD INTERFACE					
				Size		Document Number		Rev	
				C		T14s Gen2		0.1	
Date:				Friday, December 04, 2020		Sheet 94 of 130			



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	LID/CAMERA/MIC/TOUCH INTERFAO LCFC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				0	T14s Gen2
				Date:	Friday, December 04, 2015
				Sheet	95 of 130
				Rev	0.1

5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	96 of 130

5

4

3

2

1



5

4

3

2

1

B

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet	97 of 130

5

4

3

2

1





TABLE of TPM (U9801)		
Vendor	P/N	LCFC P/N
ST Micro	ST33HTPH2E32AHC0	SA0000AB710
Nuvoton	NPCT750LABYX	SA00008KS20


TABLE

Pin No	TCG PTP Spec (v38)	Nuvoton NPCT750LABYX	ST Micro ST33HTPH2E32AHC0
1	VDD	VS	NC
2	GND	NC	GND
3	NC	GPIO/PP	NC
4	GPIO	GPIO3	PP
5	NC	GPIO	NC
6	GPIO	GPIO	NC
7	GPIO	GPIO	GPIO
8	VDD	VHIO	NC
9	NC	NC	NC
10	NC	NC	NC
11	NC	NC	NC
12	NC	NC	NC
13	GPIO	GPIO4	NC
14	NC	NC	NC
15	NC	NC	NC
16	GND	GND	NC
17	SPI_RST#	RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#
19	SPI_CLK	SCLK	SPI_CLK
20	SPI_CS#	SCS#/GPIO5	SPI_CS#
21	MOSI	MOSI/GPIO7	MOSI
22	VDD	VHIO	VPS
23	GND	GND	NC
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	NC	NC	NC
28	NC	NC	NC
29	SDA/GPIO1	SDA/GPIO1	NC
30	SDA/GPIO0	SDA/GPIO0	NC
31	NC	NC	NC
32	NC	NC	NC



Title		
<Title>		
Size	Document Number	Rev
A	T14s Gen2	0.1
Date:	Friday, December 04, 2020	Sheet 99 of 130

BLANK






TABLE : ILIM\_HIZ

IDPM	V (ILIM)	
500mA	1.2V	
1.0A	1.4V	
1.5A	1.6V	
2.0A	1.8V	237K
3.0A	2.2V	174K
3.25A	2.3V	162K

← LOGIC

TABLE : CELL\_BATPRES

# of CELL	V (CELL_PRES)	R3079
1-CELL	1.5V	301K
2-CELL	2.5V	140K
3-CELL	3.5V	71.5K
4-CELL	4.5V	33.2K

← LOGIC

TABLE

Inductor	R(IADP)	fsW@POR
1.0uH	93kohm	800kHz
2.2uH	137kohm	800kHz
3.3uH	169kohm	800kHz

← LOGIC



TABLE : NB693 Mode Control


Mode	VOUT		RMode
M1	Vo<3V	DCM	0
M2	Vo<3V	CCM	90K
M3	Vo>=3V	CCM	150K
M4	Vo>=3V	DCM	>230K or Float

← LOGIC

VCC5\_PD  
TDC : 6.3A  
OCP : 10A


20200629  
Change follow JG1

VCC5\_PD










VCC1R2A  
TDC= 7.8A  
Max = 9A  
OCP = 11A

TABLE NB687GQ:EN1/EN2

TABLE NB687GQ:MODE



VCC1R8\_SUS  
TDC = 2.3A



Table PC0908,PC0909,PC0910

Panasonic: 25TQC68MYF  
KEMET: T521D686M025ATE070

VCCCPUCORE  
UP3 4+2 28W(P)  
TDC= 43A  
IccMax= 65A




TABLE :

SYNC (MODE_SEL)	
High	Normal Operation
H.Z.	Standby Mode
Low	Diode Emulation Mode

TABLE PL0901

SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88
COILFORCE	CCCA-0624-R22-MI

Table for PC0922, PC0961

Panasonic ETPE330MA9L  
NEC TOKIN TEP5GB20E337M9  
KEMET T520B337 M2 F5ATE009






TABLE PL0902

SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88
COILFORCE	CCCA-0624-R22-MI







BLANK



Document Number			
<i><b>DORAEMON</b></i>			
Size Custom	Title <i><b>BLANK</b></i>		Rev 0.01
Date:	Monday, December 14, 2020	Sheet 112 of 130	




BLANK


BLANK

Document Number		<b>DORAEON</b>		<b>LCFC</b>	
Size	Title	Rev			
Custom	DC/DC VCC5M_PD1 (NB693GQ)	0.01			
Date:	Monday, December 14, 2020	Sheet	114	of	130




MLCCs must be placed  
symmetrically on Top and Bottom.






OCP:17A  
 EDP-P:11A  
 EDP-C:11A  
 EDP-E:5A











Document Number		<b>LCFC</b>	
<b><i>DORAEMON</i></b>			
Size Custom	Title <b>BLANK</b>		Rev 0.01
Date:	Monday, December 14, 2020		Sheet 118 of 130















Security Classification		LC Future Center Secret Data		Title  LOAD SW LAN			
Issued Date		Deciphered Date					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number		Rev
				B			1.0
				Date:	Monday, December 14, 2020		Sheet 122 of 130

PQ2301  
TOSHIBA : SSM6K513NU  
AOS : AON2420  
FAIRCHILD : FDMA8878



PQ2302  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420






BLANK



BLANK

BLANK

Document Number		<b>DORAEMON</b>		<b>LCFC</b>	
Size	Title			Rev	
Custom	<b>BLANK</b>			0.01	
Date:	Monday, December 14, 2020		Sheet	127	of 130







BLANK